





Fonctionnement collaboratif entre l'IRT St Exupéry et la plateforme PROOF

COS – PROOF 05.10.2022

Fabio Coccetti
IRT Saint Exupéry (Toulouse)


fabio.coccetti@irt-saintexupery.com

www.irt-saintexupery.com

Reminder

12 competences

4 Technological Axes



- Improve products life cycle
- Enable increased electrification of systems
- Reduce products weight and volume



Electrification

of (embedded) systems and functions !

Technological & Methodological Levers

The big picture



Optimized Control

WBG Power Module Integration

WBG PCB embedded



Cooling Systems

Magnetics and bobins



High Integration & Efficiency
High Dependability (harsh Envir / High constrain)

Converter Topology

Failure Risk Assessment Methodology



EMC, EMI from component to system (active filter, Near field Scanning, ...)



Multidisciplinary Design Optimization




Cosmic radiation Immunity



In-System-Validation
Testing and Optimizing the converter in the entire EM chain



Dependable Electronics for Embedded Systems: Projects supporting roadmap



Comprehensive multi-sector program >40M € Budget since 2014

Reliability / Robustness (HiREL)

Integration Power density increase



OBJECTIVES

- Develop and apply the Failure Risk Assessment Methodology (FRAME) to COTS components (DSM and WBG) in real operational environments (Mission Profile)
- Address component obsolescence from an EMC perspective through the use of digital simulations
- Durability of electronic component assemblies in small signal applications

6,9 M€

48 Mois (2017– 2021)

ACTIA, AIRBUS, AIRBUS DS, CONTINENTAL, ELEMCA, NEXIO, LIEBHERR, SAFRAN TECH, TECHFORM, THALES AV, THALES AS, TRAD, ZODIAC AEROSPACE
LAAS-CNRS, INSA Toulouse, IMS Bordeaux, IETR-CNRS, IES-CNRS

13 Industriels

4 PME's

5 PhD (4 Labs)


3 Collaborations

>15 Publications and Industrial Reports

Lot 1

Reliability of COTS (DSM and WBG)


- PoF modeling of DSM and WBG technologies: TDDb, BTI, HCI, EM...
- Deployment of the FRAME approach
- Reliability platform (tool): agile and easy to use.



Lot 2

Radiation


- Behavior of recent semiconductor technologies with respect to cosmic and atmospheric radiations: Heavy ions, Neutron, Proton and TID.



Lot 3

CEM


- Validate the non-regression of the EMC performance of an equipment to cope with the change of a component using measurement on a component / electronic board:
 - ✓ Near field emission measurement (NFSe),
 - ✓ Near field immunity measurement (NFSi).



Lot 4

Electronic assemblies


- Durability of low power electronic boards: mechanical fatigue of microelectronic assemblies
- Multi-scale modeling: from the solder joint to the equipped board.



Organisé par :



Après FELINE





GaNRET

GaN (Power Transistor) Reliability Evaluation for Transport


Project Set-up Team:




TENTATIVE: BUDGET: ~ 10 M€ - DURATION: 48MM Start Date: 2022-Q1

❖ Main Challenges:


- PoF not-well understood / established
- Panoply of (not mature) technologies (e/d mode)
- Design rules and test protocol for advanced (**embedded**) packaging



Source: Schweizer and Infineon




EMB DIE




Source: IRT- EPOWERDRIVE Project

❖ Application domain:



❖ Project Rational:



Context:



GaN HEMT are the ideal candidates for **high-power & high-frequency** applications

increased power density & improved efficiency

Challenge & Motivation:

- GaN technology maturity shortcoming
- Panoply of technologies & providers
- Lack of suitable qualification standards



Reliability

- Qualification
- Robustness
- Durability




Main objective:

Enabling GaN based power electronics insertion into **severe** environmental constrains



Consortium:



Objectives Implementation:

Understanding of underlying PoF: Identification of the **critical stressors and indicators** specific to the given usage mission profile

Test-for-GaN: Definition of test **methodologies** adapted to GaN technology and support the definition of dedicated **qualification protocols**

Design-for-GaN: Definition of **margin aware design rules** and methodology for **risk assessment** and mitigation (design recommendation, safety margins, etc.)

Manufacturing-for-GaN: Support GaN ODM to **improve manufacturing** technology maturity ⇒ Technology improvement

AEC-Q
afnor
ECPE
IEC
JEDEC



WP1

DUT & Mission Profile Specification

Market analysis
DUTs selection
Mission profile analysis



WP2

Electrical Characterization & Modelling

Measurement protocol
Electrical characterization
Thermal investigation



WP3

Reliability Investigation

Static aging tests
Dynamic aging test
Short-circuit



WP4

Radiation Immunity Assessment

Alternative test methodologies
NDT methodology development
Mutual effect reliability-radiation



WP5

Exploitation & Capitalization

Reliability tool for risk assessment
Lighthouse initiatives
Supporting standardization entities


SiCRET

Silicon Carbide (MOSFET) Reliability Evaluation for Transport

End-user oriented project focused on

- **Test for SiC** : Definition of test procedures and methodologies adapted to user mission profiles (dedicated SiC technology qualification)
- **Design for SiC** : Establishment of mitigation solution (with respect to end-user MP) such as design recommendation (e.g. Derating rules for safety margins, etc.)


Context



- Future electrification technologies require drastic improvements of power electronics. SiC MOSFET are key enablers

- Reliability/ lifetime are mandatory for SiC adoption
 - Convergence of applications / high reliability requirements

- Strong investment of industry is necessary to adapt qualification approach and design rules



Source: Modified from Yole Development




~5.3 M€ (50% Public* - 50% Private)
 *ANR: French National Research Agency

36 months (May 2020 to Apr 2023)

SAINT EXUPÉRY IRT
 FRANCE 2030

Project members and partners



12/10/2022


SICRET Program: What's NEXT !

Discussion starting on 2022-Q2

Qualification Test plan Definition
(Proposal)


Guidelines definition (SOA, Design rules, ...)

At discrete component level



At Power Module level including other studies/tests.

- Low pressure, humidity,
- Thermal management (power cycling, temperature cycling)
- EMC emission/immunity



⇒ Enhanced by the collaboration with STM
(associate Partner of the project)



Source: ST Microelectronics

SiCRET +
NEXT WS on 16.11.2022


Medium Voltage Reliability Test Plan

Optimization Methodological Approach (costs-effectiveness)



Investigation phase: Main Stressor definition

Reliability phase: Aging models End of life estimation






*Inverter Test with Accelerate Switching Condition

« REL » → above usual qualification time, up to EoL or degradation to derive ageing law



Investigation Test Plan: TDDDB-REL Results

Investigation on TDDDB for gate oxide lifetime prediction (STM-G2)



Lifetime projection obtained with E-model (most pessimistic model) + Prediction Error (50%) in Red dotted lines (because we are using very few components per test condition).

Max Negative V_{GS} rating (-10V)



Max Positive V_{GS} rating (22V)


- ❖ What about prediction accuracy and consistency (V_{GS} too large with respect to FN threshold)?
- ❖ Only 1 sample per condition - No statistic yet
- ❖ Some phenomena yet to be studied (e.g. Bump on positive bias)

- ✓ Very high life expectancy (> 40K years) @ Absolute Max V_{GS} rating (-10V/22V) → Robust Gate oxide
- ✓ Negative bias were performed for the first time

Lifetime projections of gate oxide comparison

STM vs Infineon Trench and vs state of the art


- Comparison between STM and Infineon; VGS POS



Max rating temperature :

- STM : 200 °C
- Infineon : 175 °C


- Slope T_{BD} STM > Slope T_{BD} Infineon



✓ Very high life expectancy @ Absolute Max VGS rating
 ✓ Results consistent with other publications

12/10/2022

Need of reliability insight at semiconductor (die) level







How to discriminate between reversible (recovery) and not reversible phenomena (aging) !!

T. Aichinger, et al., Microelectronics Reliability 80 (2018) 68-78.


Vth Characterization

VTH protocol definition

V_{th} measurement @ $I_d = 1 \text{ mA}$



Influence of pre-conditioning on V_{th} measurement and time for read-out




➤ Influence of t_{float}

➤ Influence of positive / negative stress

Pre-conditioning robustness against device “normal operation history”

t_{float} delay impact on the V_{th} value




Pre-conditioning Method with $t_{float}=0$	ΔV_{th-pos} Positive Stress of 20s	ΔV_{th-neg} Negative Stress of 20s	V_{th} (V)
Positive only	77 mV	144 mV	3.19
Negative + Positive	1 mV	14 mV	3.15

V_{th} Characterization


Example of stable V_{th} measurement

Without preconditioning



❖ Random behaviors in the case of V_{th} measurements without preconditioning

With SiCRET/JEP184 preconditioning



- ✓ Very stable and robust measurement of V_{th} (main aging indicator)
- ✓ True monitoring of V_{th} degradation
- ✓ SiCRET V_{th} method deployable on ALL environment (Research / Industry)


Medium Voltage Reliability Test Plan

Optimization Methodological Approach (costs-effectiveness)



Investigation phase: Main Stressor definition

Reliability phase: Aging models End of life estimation




*Inverter Test with Accelerate Switching Condition

« REL » → above usual qualification time, up to EoL or degradation to derive ageing law


HTRB : Vth (1mA) drift results - ST Gen 2

Comparison between Investigation / Reliability


Investigation phase Results



	Conditions			Stress Time [h]					
	T	VGS	VDS	0	24	168	336	500	1000
SN141_Ref				3.00 V	1.5 %	0.9 %	-0.1 %	2.5 %	-0.0 %
SN561	25 °C	-10 V	1400 V	3.21 V	-0.8 %	0.3 %	-0.2 %	1.4 %	-0.7 %
SN559	25 °C	-5 V	1400 V	2.95 V	-0.8 %	0.0 %	-0.4 %	0.2 %	-0.4 %
SN566	25 °C	-5 V	1500 V	3.14 V	0.1 %	0.1 %	-0.4 %	0.8 %	-0.6 %
SN562	25 °C	0 V	1500 V	2.93 V	-1.0 %	-0.8 %	-1.2 %	-0.4 %	-0.8 %
SN538	125 °C	-10 V	1400 V	3.06 V	1.2 %	1.4 %	0.6 %	2.1 %	1.3 %
SN548	125 °C	-5 V	1400 V	3.19 V	1.8 %	2.2 %	1.4 %	3.0 %	1.0 %
SN558	125 °C	-5 V	1500 V	3.05 V	1.8 %	2.7 %	1.0 %	2.5 %	0.8 %
SN539	125 °C	0 V	1500 V	3.07 V	-0.9 %	-1.2 %	-1.2 %	-0.0 %	0.7 %
SN535	200 °C	-10 V	1500 V	3.11 V	1.2 %	1.8 %	1.9 %	Failed	Failed
SN498	200 °C	-5 V	1400 V	3.24 V	1.5 %	0.3 %	-0.0 %	Failed	Failed
SN536	200 °C	-5 V	1500 V	3.07 V	-0.4 %	-0.3 %	-1.5 %	-0.2 %	1.0 %
SN479	200 °C	0 V	1400 V	3.00 V	-0.7 %	-1.3 %	-1.1 %	-0.5 %	1.2 %



Reliability phase Results @Vds = 1200V



✓ No significant drift on any parameter

- ❖ 2 failures analyzed.
- ❖ No conclusion on these failures

- ✓ Vth drift < 8%
- ✓ Vth variation is mainly due to negative Vgs
- ✓ Very Robust to HTRB


❖ No Ageing law regarding static Vds voltage

HTGS investigation phase One Week

Same DoE for each Manufacturer (excepted Vgs values adapted per datasheet)

Glossary (from datasheet):

- Vgs,on: Recommended turn-on gate voltage
- Vgs,off: Recommended turn-off gate voltage
- VgMax: Max positive transient voltage
- VgMin: Min negative transient voltage
- VgsAv: Average value between VgsMin and Vgs,OFF



HTGS DoE	Gate voltage	Temperature	Frequency	Duty cycle	Qty
Condition 1	Vgs,off / Vgs,on	25°C	500 kHz	20%	3
Condition 2	VgsMin / Vgs,on	25°C	500 kHz	20%	3
Condition 3	VgsMin / VgsMax	25°C	500 kHz	20%	3
Condition 4	Vgs,off / Vgs,on	25°C	500 kHz	80% (*)	3
Condition 5	VgsMin / Vgs,on	25°C	500 kHz	80% (*)	3
Condition 6	Vgs,off / Vgs,on	125°C	500 kHz	20%	3
Condition 7	VgsMin / VgsMax	125°C	500 kHz	20%	3
Condition 8	Vgs,off / Vgs,on	175°C	500 kHz	20%	3
Condition 9	VgsMin / Vgs,on	175°C	500 kHz	20%	3
Condition 10	VgsMin / VgsMax	175°C	500 kHz	20%	3
Condition 11	Vgs,off / VgsMax	175°C	500 kHz	20%	3
Condition 12	VgsAv / Vgs,on	175°C	500 kHz	20%	3

HTGS investigation phase One Week

Vth (1mA) drift evolution







DUT A – Trench

DUT B - Planar

DUT C - Trench

DUT D

Main stressors:



STM Gen 2 – Investigation and Reliability Conclusions



HTRB

No significant drift with Drain Voltage

V_{th} variation is due to VGS (-10V)

→ very robust to HTRB

→ next studies : DRB “Dynamic Reverse Bias”

HTGS

On ST Gen 2, main stressors causing V_{th} drift are :

- Temperature, V_{gs}Min (and V_{gs}Max?), commutation

Note: Number of cycles during application operating life is in the range between 10¹² and 10¹³

In order to know the main stressors governing the other DUTs HTGS We decided to investigate a one week HTGS:

- Maximum available test bench frequency (500 KHz)
- Maximum and recommended V_{gs} values per datasheet
- Temperature influence (up to maximum rating value)

HTGB

The main stressors causing V_{th} and R_{DSon} drifts are related to :


- Temperature (200 °C).
- Gate voltages (specially if out of spec).
- V_{th} drift less than 10% after 10 years with an Automotive MP (Inverter)

- $\Delta V_{th_{HTGB}}$ (static stress) < $\Delta V_{th_{HTGS}}$ (dynamic stress)
- Dynamic stress is worse than the static one

Next step : find aging laws for HTGS

Synergy between collaborative Project

Toward dependable - "Trustfull" - WBG based power electronics



Main key elements for success:

- Converge on **common needs** across SC: converge on critical usage profile parameters (e.g. DT, dV/dt, ...) - relevant for degradation)
- Leveraging on **existing knowledge** : Sharing information and best practice on test-for-reliability / design-for-reliability (see AEQ324)
- Tackling **functional safety** for given SC case study: identify and focusing efforts on critical path on end-to-end value chain (e.g. impact of cosmic radiation or short circuit event on function availability)

- Started (National Funding PIA / France 2030)
- Started (EU Funding - ECPE)
- Planned but Not yet started / funded
- Potential (yet to be discussed)

ft FRENCH INSTITUTES OF TECHNOLOGY
 SICTRET = SiC (MOSFET) Reliability Evaluation for Transport
 GANRET = GaN (power) Reliability Evaluation for Transport

Lighthouse activities

Connecting with Specialized Networking

In order to engage and establish a high level scientific and technical discussion with the most pertinent stakeholders , this task will be organized in three main types of activities:

- To organize focused workshops with industrial and/or scientific entities.
- Identify and stimulate the discussion and exchange with specialized professional networks such as the European Center for Power Electronics (ECPE) in Europe or the Center for Power Electronic Systems (CPES) in USA or their counterparts in other regions.



- Exchange and support international normalization bodies currently dealing with standardization of emerging WBG technologies, such as JEDEC, AEC, AFNOR, IEC...



Conclusions and Perspectives



- ✓ PROOF is an important part of the Regional / National R&D asset and roadmap (toward electrification)
- ✓ IRT-SE consider PROOF as an essential partner to reach critical mass in WBG reliability projects
- Engage a discussion on evaluate how a more long term collaboration can be done (after PROOF PRRI)

- ✓ PROOF Scientific support (expertise and equipment) instrumental in running projects (e.g. SICRET, GANRET, ...)
- Much more is ongoing and has to come yet:
 - Aging degradation monitoring by LFN (!?)
 - Dynamic behavior robustness (e.g. DRB, DBV, ...) by ESD techniques (!?)
 - Interconnection degradation monitoring by RF detection (!?)
 - Device junction temperature for thermal monitoring and management (NRTW Rouen March 2023)
 - Use of NFS techniques to enhance EMC/I design (from device to board and back)
 - ...



Acknowledgments:

Industrial Secondments: M. Piton (ALSTOM) – R. Meuret S. Azzopardi (SAFRAN) – H. Aubertin (VIESCO) –
– O. Perrotin (ALTER) – A. Dourier (CONTINENTAL) - A. Bensoussain (TAS) - O. Crepel (AIRBUS) – J.J Fabre (ACTIA)

Industrial & Institutional Experts: J. Toulze (AIRBUS) – J.F. Besnier (CONTINENTAL) – C. Moreau (DGA) – G. Bascoul (CNES) - B. Asllani (SGI) – L. Allirand (VITESCO) – F. Miller (Nucletudes) - J.P. Carayon , M. Nüber (LIEBHERR) – F. Thillac (ALTER)

STMicroelectronics: E. Merli, R. Nicoloso, M. Ferrara, F Di Giovanni, M. Saggio, F. Pintacuda, / P. Lolies, J.B. Moreau, E. Moreau ...

Academic Advisors: A. Touboul, V. Pouget, A. Michez (IES) - F. Richardeau (LAPLACE) - D. Trémouilles (LAAS) – H. Morel (AMPERE) – A. Bravaix (ISEN) - H. Freemont – A. Garzia (IMS)

IRT personnel: D. Hachem - H. Hamad - H. Rizk - Y. Barazi – A.J. De Oliveira, S. Chetaui – E. Ben Romdhane - T. Houret - B. Cogo – G. Second – D.H. Tran – L. Rocherons; S. Serpaud, M. Zerarka, V. Rustichelli, J.M. Reynes, P. Kreczanik, P. Frey, R. Riva, P. Roumanille, M. Matmat, C. Ngom, D. Alejo, L. Bourgeois

